), Ansys etc. Full-Chip/Block Level Floorplanning, PnR, CTS, different clocking
techniques for skew and delay balancing..., multiple clock complexity, time budgeting, timing closure
techniques, PnR congestion analysis, resolving floorplanning issues... -
Voir cette offre d'emploi